Power-Efficient communication in Network-on-Chip systems
نویسنده
چکیده
Abstract This report discusses the power efficient communication in a Network-on-Chip (NoC) on a Globally-Asynchronous-Locally-Synchronous (GALS) system, stepping away from a fully synchronous design. The focus is on the communication window with the control and data signals, which are both examined for the possibility of minimizing power consumption. For the estimation of the power consumption of a signal, that is send over the interconnect between two IP blocks, a simple power model is designed. The communication between the functional blocks (IP blocks) in a GALS system is classified as asynchronous, since the global synchronization by a distributed high quality clock of a fully synchronous design is gone. The synchronization between two communicating IP blocks is necessary for error free communication. By using a clocking strategy this synchronization problem can be solved. Three clocking strategies are analyzed in this research. They are compared to each other, the communication in a fully synchronous design and the communication in an asynchronous system. The source synchronous interface is found to be most power efficient and therefore is recommended for use in communication in a NOC on GALS systems. The data signal is examined to see whether a low level data encoding scheme is possible with reduction of the power consumption. Two data encoding schemes are analyzed, of which one was designed and tested in simulation during the research. With this encoding scheme it is possible to reduce the power consumption compared to the transfer of data where no encoding scheme is applied. Abstract
منابع مشابه
Cost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملDesign of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems
Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...
متن کاملApplication Mapping onto Network-on-Chip using Bypass Channel
Increasing the number of cores integrated on a chip and the problems of system on chips caused to emerge networks on chips. NoCs have features such as scalability and high performance. NoCs architecture provides communication infrastructure and in this way, the blocks were produced that their communication with each other made NoC. Due to increasing number of cores, the placement of the cores i...
متن کاملDesign of a Low-Latency Router Based on Virtual Output Queuing and Bypass Channels for Wireless Network-on-Chip
Wireless network-on-chip (WiNoC) is considered as a novel approach for designing future multi-core systems. In WiNoCs, wireless routers (WRs) utilize high-bandwidth wireless links to reduce the transmission delay between the long distance nodes. When the network traffic loads increase, a large number of packets will be sent into the wired and wireless links and can...
متن کاملCAFT: Cost-aware and Fault-tolerant routing algorithm in 2D mesh Network-on-Chip
By increasing, the complexity of chips and the need to integrating more components into a chip has made network –on- chip known as an important infrastructure for network communications on the system, and is a good alternative to traditional ways and using the bus. By increasing the density of chips, the possibility of failure in the chip network increases and providing correction and fault tol...
متن کاملReliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کامل